electronics blog: FPGA VHDL 4 bit Serial to parallel shift register circuit and test bench comparison Xilinx spartan 3 Waveshare
![lesson 34 Up Down Counter Synchronous Circuit using D Flip Flops in VHDL with and with reset input - YouTube lesson 34 Up Down Counter Synchronous Circuit using D Flip Flops in VHDL with and with reset input - YouTube](https://i.ytimg.com/vi/GwIu7LlwW-I/maxresdefault.jpg)
lesson 34 Up Down Counter Synchronous Circuit using D Flip Flops in VHDL with and with reset input - YouTube
![8.5 Registers - Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL [Book] 8.5 Registers - Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL [Book]](https://www.oreilly.com/api/v2/epubs/9780470900550/files/images/ch008-f028.jpg)
8.5 Registers - Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL [Book]
![VHDL Programming: Design of Parallel IN - Parallel OUT Shift Register using D-Flip Flop (VHDL Code). VHDL Programming: Design of Parallel IN - Parallel OUT Shift Register using D-Flip Flop (VHDL Code).](http://3.bp.blogspot.com/-xle9r6mDSRM/UeYzqcafp1I/AAAAAAAAApI/LptsNotSgSQ/s1600/img7-17-2013-11.31.10+AM.jpg)